

Inventors: C. Alva Barney and Scott R. Grange

AN ACCESS CELL DESIGN AND
A METHOD FOR ENABLING AUTOMATIC INSERTION OF
ACCESS CELLS INTO AN INTEGRATED CIRCUIT DESIGN

1 The present invention generally relates to integrated circuits, and
2 more particularly, to a design for an access cell and a method for enabling
3 automatic insertion of access cells into an integrated circuit design.

4 The process of designing an integrated circuit may involve
5 inserting a set of access cells into the integrated circuit design to enable
6 reconfiguration of the integrated circuit in the event that post fabrication testing
7 reveals a design flaw in the circuit. More particularly, the design process
8 results in a layout that represents the physical structure of the integrated circuit
9 and that layout is used to fabricate a limited number of the integrated circuit for
10 testing purposes. The test circuits are typically subjected to a battery of tests
11 related to both the functionality of the circuit and the physical characteristics of
12 the circuit. If, during testing, the circuit does not operate as desired, then a
13 logic circuit associated with the integrated circuit is examined to identify one or
14 more cells responsible for the undesired operation.

15 As will be understood by one having ordinary skill in the art,
16 integrated circuits are designed to perform a set of functions that are
17 implemented using a variety of structures referred to as cells. Included among
18 these cells are logic cells that are designed to perform any of a set of logical
19 operations such as AND, OR, NOR, etc., and the cells are coupled together to
20 form the logic circuit which causes the integrated circuit to perform the desired
21 set of functions. In many instances, undesired operation detected during testing
22 may be corrected by using access cells to reconfigure the logic circuit and
23 remove the logic cell(s) responsible for the undesired operation and/or to add
24 one or more spare logic cells to the logic circuit. Thus, in addition to logic

1 cells, the integrated circuit also includes a set of access cells that facilitate the
2 removal of one or more logic cells from the logic circuit and/or the addition of
3 one or more spare logic cells to the logic circuit. The spare logic cells, which
4 are disposed at various locations throughout the integrated circuit, are referred
5 to as "spare" cells because, although each is capable of performing a desired
6 logical operation, these spare logic cells are not coupled to the logic circuit and,
7 as a result, do not affect circuit operation.

8 To facilitate reconfiguration of the logic circuit, each access cell
9 provides a path through which current may be routed from a first logic cell to a
10 second logic cell. The configuration of the current path may be physically
11 altered to cause the current flowing through the path to be rerouted so that
12 instead of flowing from the first logic cell to the second logic cell, the current
13 flows from the first logic cell to a spare logic cell. In this manner, the access
14 cell may be used to insert the spare logic cell into the logic circuit and remove,
15 for example, the second logic cell from the logic circuit. Alternatively, the
16 current may be redirected to flow from the spare logic to the second logic cell
17 thereby removing the first logic cell from the circuit.

18 Unfortunately, the methods that are currently available for
19 inserting access cells into an integrated circuit design are costly, time
20 consuming, and/or unreliable. In particular, a first method for access cell
21 insertion is performed manually. Using this method, after the layout of the
22 integrated circuit has been created, the locations at which the access cells will
23 be inserted into the design are determined manually by a design engineer. The
24 design engineer uses the layout to identify desired positions at which the access
25 cells may be inserted in the integrated circuit design. Often parts of the layout
26 will have to be spread out in order to create a hole large enough for the access
27 cell. All of the positions that are deemed suitable are then incorporated
28 manually into the layout design. Although this manual insertion method is
29 effective, it is time consuming, tedious and costly in terms of engineering
30 hours. In addition, the design process is iterative so that a layout may be

1 revised many times, each time resulting in a differently configured layout,
2 thereby requiring that the locations at which the access cells be inserted be
3 determined over again. Moreover, as with most industries, integrated circuit
4 design processes are becoming increasingly more automated. As a result,
5 manual design processes are generally less favored.

6 A second method of access cell insertion is performed using a
7 "place and route" tool. As will be understood by one having ordinary skill in
8 the art, a place and route tool is a software tool used to create a layout for an
9 integrated circuit design. Before the place and route tool is used, a set of access
10 cells are added to a netlist. As will be understood by one having ordinary skill
11 in the art, the netlist is a listing of the logic cells required to implement the
12 functionality of the integrated circuit and the netlist also provides the
13 connectivity between the listed cells. The access cells added to the netlist are
14 each described in the netlist as being single terminal cells. As will be
15 understood by one having ordinary skill in the art, a single terminal cell is
16 connected to a single net, or wire. However, place and route tools often cause
17 single terminal cells to be inserted in a manner such that the access cell is
18 coupled to only a single logic cell. As a result, current does not completely
19 route through the access cell, i.e., into and out of the access cell, but is instead
20 only routed into the access cell. Thus, the designer cannot use the access cell to
21 reconfigure the circuit in the manner described above, e.g., from a first cell to a
22 spare cell instead of from a first cell to a second cell, thereby defeating the
23 purpose of inserting the access cell into the circuit. Methods have been used to
24 increase the likelihood that complete route through is achieved by using
25 statistics to identify locations in the circuit at which access cell placement is
26 more likely to result in complete route through. However, these statistical
27 methods do not guarantee complete route through and often result in sub-
28 optimal placement of access cells in the layout.

29 Alternatively, the access cells have been described in the netlist
30 as two terminal cells. Describing the access cells as two terminal cells in the

1 netlist ensures that the place and route tool inserts the access cell in a manner
2 that guarantees complete route through. Thus, the access cell is shown as being
3 connected to a first net at a first terminal and a second net at a second terminal
4 in the resulting layout. However, because the access cell does not perform any
5 logical operation on the current routed therethrough, the access cell is not
6 actually connected to two different nets but will instead actually be connected
7 to a single net that has been severed in half. Specifically, the access cell is
8 actually connected at the first terminal to a first half of the net and at the second
9 terminal to the second half of the net. Thus, a single net is represented in the
10 resulting layout as two different nets, but is still represented in the netlist as a
11 single net. However, in order to effectively test and debug the design of the
12 integrated circuit, the resulting layout and the netlist must coincide or else
13 errors are generated thereby hindering the testing and debugging process.

14 Moreover, access cells present challenges to integrated circuit
15 designers beyond those associated with inserting the cells. Specifically, there is
16 an on-going effort to further miniaturize integrated circuits. As a result, space
17 on an integrated circuit must be optimized thereby causing designers, where
18 possible, to use cells having the smallest permissible dimensions. For example,
19 the smallest permissible dimensions of an access cell are dictated, at least in
20 part, by the precision of a focused ion beam used to sever the pathway routed
21 through the access cell. More particularly, the access cell must be at least a
22 minimum size to ensure that there is sufficient room between the access cell
23 and neighboring cells so that the neighboring cells are not inadvertently
24 damaged or destroyed when the FIB is used to sever the pathway to enable
25 current reconfiguration. Thus, ideally, access cells having the minimum
26 permissible size are selected for insertion into the integrated circuit. However,
27 access cells must also comply with a set of spacing requirements that specify
28 minimum distances between various features of the access cell. Unfortunately,
29 access cells having typical pathway configurations must often be larger than the
30 minimum permissible size so that these spacing requirements are met. Further,

1 in order to provide a space large enough to fit the access cell, the overall size of
2 the integrated circuit must often be increased.

3 Thus, there is a need in the art for a method for enabling
4 automatic insertion of access cells into an integrated circuit design that ensures
5 that the access cells are 1) inserted in a manner such that they are usable for
6 their intended purpose, i.e., so that complete route through is achieved, and 2)
7 inserted in a manner that does not adversely affect testing of the integrated
8 circuit. In addition, there is a further need in the art for an access cell having a
9 pathway configuration that satisfies the minimum spacing requirements
10 associated with the access cell without adversely impacting the overall
11 dimensions of the access cell.

12 BRIEF DESCRIPTION OF THE DRAWINGS

13 FIGURE 1 is a schematic of an access cell coupled to a first logic
14 cell and a second logic cell;

15 FIG. 2 is a flowchart that illustrates a method for reconfiguring a
16 logic circuit by altering a current pathway of the access cell of FIG.1;

17 FIG. 3 is a flowchart illustrating a method for enabling automatic
18 insertion of access cells;

19 FIG. 4 is a block diagram of an automated tool configured to
20 perform a method for modifying a netlist; and,

21 FIGS. 5A-5C is a flow chart that illustrates a method for
22 modifying a netlist.

23 SUMMARY OF THE INVENTION

24 The present invention is directed to an access cell design and a
25 method for enabling automatic insertion of access cells into an integrated
26 circuit design that ensures each access cell is coupled between two or more
27 logic cells. The access cell includes a wire that is configured to include two
28 current paths that are coupled by a third current path. The three current paths

1 form a current pathway by which current may be routed through the access cell
2 from a first cell to a second cell. Further, the third current path includes three
3 legs that are configured in a manner such that the minimum spacing
4 requirements associated with the integrated circuit are met without requiring
5 that the size of the access cell be increased.

6 The method for inserting access cells involves modifying a
7 library description of the access cell to indicate that the access cell is a two-
8 terminal cell instead of a single terminal cell and modifying a netlist associated
9 with the integrated circuit to incorporate a set of access cells and to specify a
10 set of nets, or wires, to which the access cells are to be coupled. As will be
11 understood by one having ordinary skill in the art, the netlist is a listing of the
12 logic cells required to implement the functionality of the integrated circuit and
13 the netlist also provides the connectivity between the listed cells. Further, "net"
14 is a term of art used to refer generally to the wires disposed in the integrated
15 circuit. Specifically, each net to which an access cell will be coupled is divided
16 into a set of two virtual nets by modifying a data field in the netlist and each
17 access cell is defined as being coupled between the two virtual nets. The
18 modified netlist is supplied to a place and route tool which uses the netlist and
19 the modified library description of the access cell to create a layout of the
20 integrated circuit in which all two-terminal cells are coupled between two logic
21 cells, thereby ensuring that each access cell is coupled between two logic cells.
22 After the layout is obtained, the netlist is again modified by renaming all virtual
23 nets to their originally assigned names and the layout is modified so that all
24 references to the virtual nets instead refer to the original nets.

25 DETAILED DESCRIPTION

26 Referring now to FIG. 1, an access cell 10 includes a current
27 pathway 12 implemented with a wire that is preferably although not necessarily
28 disposed in any of a set of metal layers (not shown) formed in an integrated
29 circuit. As will be understood by one having ordinary skill in the art, integrated

circuits typically include a set of metal layers used for forming a set of current pathways by which current is routed through the integrated circuit. To prevent timing problems that may occur, for example, when a large current is routed through an access cell having a wire with a large resistance, the wire may be disposed in a metal layer having a suitable resistance. Alternatively, if convenient to dispose the wire in a layer having a large resistance, steps to lessen the resistance of the wire may be taken. For example, in an effort to fit all of the necessary components into the limited space of the integrated circuit, designers typically select wires having widths that are as small as allowable by a set of design rules associated with the integrated circuit. As will be understood by one having ordinary skill in the art, the design rules specify various physical parameters necessary for the proper construction of the integrated circuit such as, for example, the minimum allowable distance between wires or conducting paths disposed in the integrated circuit and the minimum allowable width of such wires. However, wire resistance is inversely related to wire width such that the wire resistance increases as the wire width decreases. Thus, to lessen the resistance of an access cell wire disposed in a metal layer having a large resistance, the designer may forego the option to conserve space and instead select an access cell wire having a larger than minimum width to thereby lessen the resistance of the wire disposed in the access cell.

The current pathway 12 is configured to include a first current path 14 that is generally parallel to a first side 16 of the access cell 10 and a second current path 18 that is generally parallel to a second side 20 of the access cell 10. A third current path 22 is disposed between and connects the first current path 14 to the second current path 18. The third current path 22 includes a first leg 24 that is generally parallel to the first and second current paths 14, 18, and further includes an upper end 26 and a lower end 28, each lying above and below, respectively, a center-line 30 that is located approximately midway between a third side 32 of the cell 10 and a fourth side

1 34 of the cell 10. The third current path 22 further includes a second leg 36 and
2 a third leg 38. The second leg 36 is generally perpendicular to the first and
3 second current paths 14, 18 and connects the upper end 26 of the first leg 24 to
4 an upper end 40 of the second current path 18. The third leg 38 is generally
5 perpendicular to the first and second current paths 14, 18 and connects the
6 lower end 28 of the third leg 38 to a lower end 42 of the first current path 14. A
7 well tap 25 may be disposed in a well region 27 of the access cell 10 and a
8 substrate tap 29 may be disposed in a substrate region 31 of the access cell 10.
9 In addition, a power rail 33 is disposed along the third side 32 of the access cell
10 and a ground rail 35 is disposed along the fourth side 34 of the access cell 10.
11 One having ordinary skill in the art will understand that tap cells provide a
12 means by which the well region of the integrated circuit is coupled to a biasing
13 voltage source and by which the substrate region is coupled to ground. The tap
14 cells must be inserted in the circuit at locations such that the distance between
15 any single tap cell and the nearest tap cell does not exceed a minimum
16 allowable distance thereby to prevent latch-up, a well-known phenomenon
17 wherein a positive feedback circuit generates excess current that may damage
18 the circuit.

19 A first wire 44 connected to the first current path 14 couples a
20 first logic cell 46 to the access cell 10 and a second wire 48 connected to the
21 second current path 18 couples a second logic cell 50 to the access cell 10.
22 Thus, current flows from the first logic cell 46 into the first current path 14,
23 through the third current path 22, and then into the second current path 18.
24 After flowing through the second current path 18, the current flows to the
25 second logic cell 50. Although the first wire 44 is shown as being connected to
26 the first current path 14 at a specific location 52, the first wire 44 may instead
27 be connected to the first current path 14 at any location residing on the first
28 current path 14. Likewise, the second wire 48 coupled to the second current
29 path 18 may be disposed at any location residing on the second current path 18.
30 Thus, the length of the first and second current paths 14, 18, i.e., the manner in

1 which the current paths extend nearly the entire length of the access cell,
2 provides enhanced routing flexibility by increasing the number of port locations
3 at which the wire may be connected. In an alternative embodiment, the first
4 and second current paths may be foreshortened.

5 The access cell 10 further includes a cut point 54 at which the
6 third current path 22 may be physically cut to prevent current flow from the
7 first logic cell 46 to the second logic cell 50. In addition, a set of upper and
8 lower connect points 56, 58 disposed on the third current path 22 provide
9 locations at which a spare logic cell 60 may be connected to the third current
10 path 22 thereby to reconfigure the current pathway 12. The configuration of the
11 current pathway 12, and, more particularly, the shape of the third current path
12 22 and the position of the third current path 22 relative to the first and second
13 current paths 14, 18 ensure that a set of spacing rules associated with the
14 integrated circuit are met without adversely impacting the overall dimensions of
15 the access cell.

16 As will be understood by one having ordinary skill in the art, the
17 spacing rules are typically specified in the design rules and specify the
18 minimum allowable distance between the cut and connect points and other
19 features of the integrated circuit including, for example, metal regions,
20 diffusion regions and poly regions. In addition, the design rules may further
21 specify the minimum permissible size of an access cell. Specifically, the first
22 leg 24 of the third current path 22 is parallel to the sides 16 and 20 of the access
23 cell 10, i.e., is disposed lengthwise across the access cell, and, as a result, the
24 first leg 24 may span nearly the entire length of the access cell, if desired.
25 Moreover, access cells are typically long enough to ensure that cut and connect
26 points disposed in a current path that extends lengthwise through the access cell
27 can be spaced a sufficient distance from one another to meet the spacing
28 requirements between cut and connect points. Thus, by positioning the first leg
29 24 in a lengthwise manner, the spacing requirements associated with the cut
30 and connect points are met without also requiring that the overall dimensions of

1 the access cell be increased beyond a minimum permissible size. In contrast,
2 access cells having cut and connect points disposed on a current path that
3 extends laterally through the access cell must often have a width that is larger
4 than a minimum permissible width in order to meet the minimum spacing
5 requirements between cut and connect points. In addition, the length of the
6 second and third legs 36, 38 of the third current path 22 is designed to be large
7 enough so that offsetting the third current path from the first and second current
8 paths by a distance equal to the length of the second and third legs ensures that
9 the spacing requirements are met. As will further be understood by one having
10 ordinary skill in the art, although referred to as points, the cut and connect
11 points 54, 56, 58 do not each occupy a single point on the current pathway 22
12 but actually span a predefined area, wherein the distances between the
13 boundaries of the predefined areas are required to satisfy the spacing rules.

14 Referring now to Fig. 2, a method for reconfiguring the logical
15 flow of an integrated circuit begins at a first step 62 at which the designer or
16 engineer physically cuts the first leg 24 of the third current path 22 at the cut
17 point 54. By cutting the first leg 24 of the third current path 22, current flow
18 from the first current path 14 to the second current path 18 is prohibited. Thus,
19 assuming that the access cell 10 was originally connected between the first
20 logic cell 46 the second logic cell 50 as shown in FIG. 1, current flow between
21 the first and second logic cells 44, 50 is disabled when the step 62 is performed.
22 Next, at a step 64, current flow is enabled between the spare logic cell 60 and
23 either the first or second logic cell 46, 50 by using a wire to couple the spare
24 logic cell 60 to either the lower or upper connect points 58, 56, respectively, of
25 the third current path 22.

26 Referring now to FIG. 3, a flowchart 100 illustrating a method for
27 enabling automatic access cell insertion begins at a step 110 where the desired
28 functionality of the integrated circuit is defined and described using a hardware
29 description language such as, for example, Verilog or VHDL. As will be
30 understood by one having ordinary skill in the art, the desired functionality will

1 depend on how the integrated circuit is to be used. For example, if the
2 integrated circuit is going to be used as a microprocessor, then the desired
3 functionality of the microprocessor is defined. If, instead the integrated circuit
4 is going to be used as an application specific integrated circuit (ASIC) then the
5 desired functionality of the ASIC is defined.

6 The method then continues at a step 120 at which the hardware
7 description language is converted into a netlist using any of a number of
8 synthesis tools such as, for example, Design Compiler by Synopsys® or Build
9 Gates by Cadence®. The netlist is a listing of the logic cells required to
10 implement the functionality of the integrated circuit as described in the
11 hardware description language. The logic cells listed in the netlist are selected
12 by the synthesis tool during creation of the netlist from a standard cell library.
13 As will be understood by one having ordinary skill in the art, a standard cell
14 library includes information regarding each of a set of standard cells and further
15 provides a physical description of each standard cell. For example, a standard
16 cell library may include the physical size of the cell, the number of input/output
17 terminals associated with the cell and the capacitance associated with each cell
18 terminal. Thus, before designing an integrated circuit, a designer will select a
19 standard cell library from which cells will be selected for the integrated circuit
20 design. Of course, there are applications that may require one or more
21 specialized cells in which case the designer will either create a custom cell for
22 the netlist or alter a library cell in a manner required by the desired design. In
23 addition to including a list of cells, the netlist provides the connectivity between
24 the listed cells. For example, each cell is represented in the netlist by a set of
25 data fields that provide information about the cell including, for example, a first
26 data field for storing the name of a first net to which a first terminal of the cell
27 is connected and a second data field for storing the name of a second net to
28 which a second terminal of the cell is connected. Of course, additional fields
29 are provided for cells having multiple input terminals and/or multiple output

1 terminals. Also, at the step 120, the netlist version of the integrated circuit
2 design may be used to perform computer simulations to test the integrated
3 circuit design for defects.

4 Referring also to FIG. 4, next at step 130, the netlist is modified
5 to include access cells according to a method that may be implemented using,
6 for example, an automated tool 69. The automated tool may be implemented
7 using a computer 70 programmed to execute a software code 71. The computer
8 70 includes a central processing unit (CPU) 72 coupled to a memory device 74
9 within which the software code 71 may be stored and may further include a
10 keyboard 76, monitor 78 and mouse 80 by which a user may communicate with
11 the CPU 72. Preferably, though not necessarily, a software package used to
12 implement the place and route tool 82 may be stored in the memory 74 and
13 executed by the computer 70 such that the netlist modified using the computer
14 70 and subsequently stored in the memory 74 may be accessed by the computer
15 when executing the place and route software 82. If not configured in this
16 manner, then the netlist after being modified would, of course, have to be
17 removed from the memory 74 and supplied to the computer that is programmed
18 to execute the place and route software. Alternatively, the automated tool 69
19 may be implemented using hardware alone or a combination of hardware and
20 software. Specifically, and referring also to FIG. 5A, the method for modifying
21 the netlist begins at a step 500 at which a user is prompted to identify and enter
22 specific nets to which an access cell shall be coupled. For example, the
23 designer may choose to identify nets that are associated with logic cells that
24 implement a functionality that is known to be at risk for design flaws. The
25 entered information may be stored in any file format using any unique filename
26 such as, for example, LIST1.

27 Next, at a step 510, the user is prompted to identify nets to which
28 access cells shall not be coupled and/or to enter a set of constraints such that
29 access cells meeting the constraints shall not be coupled to an access cell. For
30 example, the designer may wish to ensure that the access cells are not coupled

1 to the output terminal of a driving cell, in which case the designer will constrain
2 the nets to which access cells shall be coupled to only those nets that are not
3 coupled to the output terminal of a driving cell. Alternatively, the designer may
4 want to ensure that the access cells are not coupled to a particular type of net
5 including, for example, clock and test nets which have special features to
6 enable testing and will thus constrain the nets to which the access cells shall be
7 coupled to only those nets that are not clock or test nets. The access cells
8 entered at the step 510 may be saved in any convenient file format using any
9 unique filename such as, for example, LIST2. Likewise, the constraints may be
10 saved in any convenient file format using a unique file name, such as
11 CONSTRAINTS. At a step 520, the user is prompted to select and enter a
12 percentage of nets to which access cells shall be randomly coupled. As will be
13 described further below, the selected percentage of nets will be used later in the
14 method to randomly identify a set of nets to which access cells shall be
15 coupled.

16 At a step 530, a variable used for counting, denoted "N," is set
17 equal to zero. The counter is then incremented, at a step 540, by setting $N = N$
18 $+ 1$. Next, at a step 550, the Nth net in the netlist is identified and, at a step
19 560, is compared to the contents of LIST1 to determine whether the Nth net is
20 contained in the LIST1. If the Nth net is contained in LIST1, then the Nth net
21 has been identified by the user as a net to which an access cell shall be coupled.
22 As a result, control continues at a step 600 (see FIG. 5C) and a set of steps
23 subsequent thereto wherein the netlist is modified to include an access cell
24 coupled to the Nth net, as will be described further hereinafter. If instead the
25 Nth net is not contained in LIST1, then the Nth net has not been specifically
26 identified by the user as a net to which access cells shall be coupled and control
27 proceeds from the step 560 to a step 570. Referring also to FIG. 5B which
28 aligns with FIG. 5A at connecting points A and B, at the step 570, the Nth net is
29 compared to the contents of LIST2. If the Nth net is contained in LIST2 then

1 the user has identified the Nth net as a net to which an access cell shall not be
2 coupled and control returns to the step 540.

3 If, instead the Nth net is not contained in LIST2, then control
4 continues at the step 580, at which the Nth net is compared to the constraints
5 saved in the CONSTRAINTS file. If the Nth net is subject to any of the
6 constraints, then the Nth net has been indirectly identified as one of the nets to
7 which an access cell shall not be coupled. Thus, the Nth net shall not be
8 coupled to an access cell and control returns to the block 540 and blocks
9 subsequent thereto, as described above, so that the next net in the netlist may be
10 examined.

11 If instead the Nth net does not satisfy any of the constraints
12 identified by the user, then control continues at a step 590 at which a random
13 selection algorithm is employed to determine whether the Nth net shall be
14 selected at random for coupling to an access cell. Specifically, the random
15 selection algorithm may employ a percentage technique by which a percentage
16 of the nets listed in the netlist are selected for access cell insertion. Assuming,
17 for example, that the user specified a percentage of 10% at the step 520, then
18 the automated tool 69 uses a random number generator to generate a list of
19 randomly selected nets that includes at least 10% of the total number of nets
20 disposed in the integrated circuit. As will be understood by one having
21 ordinary skill in the art, random number generators are well known in the art
22 and are typically implemented using software that causes a computer to execute
23 any of a number of random number generating algorithms. The random
24 number generator may be included within the software 71 used to implement
25 the automated tool 69. Alternatively, the random number generator may
26 instead be implemented using a separate software package that generates
27 random numbers and causes the random numbers to be stored in the memory
28 74, in which case the automated tool 69 will include software that causes the
29 automated tool 69 to retrieve the randomly generated list of nets from the
30 memory 74. Regardless of which implementation is used, the automated tool

1 69 then compares the Nth net to the list of randomly selected nets. If the Nth
2 net is not listed among the randomly selected nets, then control returns to the
3 block 540 and blocks subsequent thereto where the next net in the netlist is
4 examined to determine whether an access cell shall be coupled to thereto. If
5 instead at the step 590, the Nth net is listed among the randomly selected nets,
6 then control proceeds to a block 600. Likewise, as described above, if at the
7 step 560 (see FIG. 5A), the automated tool 69 determines that the Nth net is
8 listed in LIST1 then the net has been identified as a net to which an access cell
9 shall be coupled and control also proceeds to the step 600.

10 Referring also to FIG. 5C which aligns with FIG. 5A at
11 connecting points D and F and with FIG. 5B at connecting point D, at the step
12 600, the automated tool 69 uses the netlist to identify a cell that is coupled to
13 the selected net by examining the contents of the data fields associated with
14 each cell represented in the netlist. Referring also to Fig. 1, assuming that the
15 selected net couples a first logic cell to a second logic cell, then the netlist
16 includes an entry for the first logic cell and the entry for the first logic cell
17 includes a first or second data field having the name of the Nth net stored
18 therein. Further, the netlist includes an entry for the second logic cell and the
19 entry for the second logic cell includes a first or second data field having the
20 name of the Nth net stored therein.

21 Next, at a step 610, the automated tool 69 modifies the data field
22 associated with the cell identified at the step 600 so that instead of containing
23 the name of the Nth net, the data field contains a unique name, i.e., a name that
24 has not been used for any of the nets associated with the integrated circuit.
25 Thus, the Nth net is virtually divided into two separate nets; a first virtual net
26 bearing the name assigned to the original net and a second virtual net bearing
27 the newly assigned unique name selected at the step 610. Control then
28 continues at a step 620 at which a new entry, that is identified as an access cell
29 corresponding to a standard access cell from the standard cell library, is added
30 to the netlist. The name of the first virtual net is stored in the first data field for

1 the access cell and the name of the second virtual net is stored in the second
2 data field for the access cell. As will be appreciated by one having ordinary
3 skill in the art, modifying the cells in this manner causes the connectivity of the
4 net to be redefined in the netlist such that the first logic cell is defined as being
5 coupled to the access cell, via the first virtual net and the second logic cell is
6 defined as being coupled to the access cell via the second virtual net. Finally,
7 the method for modifying the netlist ends at a step 630 where the automated
8 tool 69 determines whether the Nth net is the last net in the netlist. If the Nth
9 net is indeed the last net in the netlist, then the portion of the method performed
10 by the automated tool 69 is concluded and the method continues at a step 140
11 (see FIG. 3). If the Nth net is not the last net in the netlist, then control returns
12 to the block 540 and the blocks subsequent thereto as described above.

13 After the netlist has been modified at the step 130, the method
14 continues at a step 140 where data associated with the description of an access
15 cell in the standard cell library is modified. Specifically, at the step 140, the
16 physical data associated with the access cell stored in the cell library of choice
17 is modified to indicate that the access cell includes two terminals instead of
18 only a single terminal.

19 As will be understood by one having ordinary skill in the art,
20 access cells are typically defined in cell libraries as single terminal devices.
21 Specifically, using conventional automated insertion methods, access cells are
22 inserted, using a place and route tool, by adding access cells into the netlist and
23 by specifying a single net to which the access cell shall be coupled. One having
24 ordinary skill in the art will further recognize that cell libraries may be provided
25 in any of a number of library exchange formats and, as a result, the steps
26 necessary to modify the physical data associated with the access cell will
27 depend on the format of the cell library being modified. Because the steps
28 necessary to modify the cell libraries are dependent on the format of the library
29 being modified and because cell libraries and methods for modifying cell

1 libraries are well known in the art, the steps necessary to implement step 140
2 are not discussed further herein.

3 Referring again to FIG. 3, after the cell library has been modified,
4 the method continues at a step 150 where a floorplan and the modified version
5 of the netlist are provided as data input to a computer-automated design tool
6 referred to as a "place and route" tool such as, Silicon Ensemble by Cadence®.
7 The "place and route" tool uses the netlist and the floor plan to design a layout
8 for the integrated circuit, and as described above, is a software package 82 that
9 may be stored in the memory 74 and executed by the CPU 72. As further
10 described above, the layout is a representation of the integrated circuit that
11 includes the physical dimensions and configuration of the integrated circuit
12 components and serves as a blueprint from which the integrated circuit may be
13 manufactured. As will be understood by one having ordinary skill in the art,
14 the floor plan defines the physical constraints of the integrated circuit,
15 including, for example, the location of a power grid, the location of
16 input/output ports, the dimensions of the integrated circuit block and the areas
17 of the integrated circuit in which wires associated with the power grid and other
18 pre-existing circuitry are disposed.

19 The place and route tool is programmed to use the netlist and the
20 floorplan to determine the positions at which each logic cell will be located in
21 the integrated circuit and to determine the routing of the wires used to
22 interconnect the cells. In addition, the place and route tool inserts each of the
23 access cells added to the netlist by the automated tool 69 and are configured in
24 relation to the integrated circuit components according to the manner in which
25 the access cells are defined in the modified netlist. As will be appreciated by
26 one having ordinary skill in the art, the place and route tool creates the layout
27 by obtaining physical information about the cells listed in the netlist from the
28 standard cell library. Thus, the descriptions of the access cells are modified at
29 the step 140 to indicate that the cells have two terminals instead of only a single
30 terminal to ensure that the information regarding the access cells in the library

1 coincides with the information regarding the access cells supplied in the netlist.
2 Specifically, because the modified netlist indicates that the access cells have
3 two different terminals, with each being connected to a different net, the library
4 description of the access cell must also indicate that the access cell has two
5 terminals. If instead the library description of the access cell is not modified at
6 the step 140, the description of the access cell provided in the netlist will not
7 match the information provided in the cell library, possibly resulting in access
8 cells that are not properly routed or possibly preventing the place and route tool
9 from creating a layout. Thus, modifying the library description for an access
10 cell and modifying the netlist enables the automatic insertion of the access cells
11 by the place and route tool.

12 After the creation of the layout at the preceding step, the method
13 continues at a step 160 at which the netlist is again revised and at which the
14 layout is modified. Specifically, the data field in which the name of the second
15 virtual net is stored is revised to store the name of the first virtual net, which is
16 identical to the name of the original net. In addition, the layout is revised so
17 that all references to the second virtual net appearing in the layout, instead refer
18 to the name of the original net. Thus, the first and second virtual nets are again
19 represented in the netlist as a single net and are also represented in the layout as
20 a single net. As will be understood by one having ordinary skill in the art, this
21 re-naming step is necessary to facilitate future testing, trouble shooting, and
22 fabrication of the integrated circuit. More particularly, after the integrated
23 circuit layout is created, it may be used to fabricate and test a set of integrated
24 circuits at a step 170. During this testing, the circuit design, as represented in
25 the design documentation, including the netlist, a schematic(s) created using the
26 netlist, and the layout must be consistent, or synchronized, so that a set of
27 automated tools may be used to test the design. In addition, various simulations
28 may be performed to test the circuit design and to characterize performance
29 characteristics associated with the integrated circuit. However, the simulation
30 tools used to perform these simulations will not operate properly unless the

1 design documentation is consistent. Moreover, any automated tool that
2 analyzes or depends on the circuit connectivity to analyze the circuit design will
3 be unable to operate properly if the layout and netlist are not modified to be
4 consistent with each other at the step 170.

5 From the foregoing description, it should be understood that a
6 design for an access cell and a method for enabling automatic insertion of
7 access cells have been shown and described, which have many desirable
8 attributes and advantages. The access cell design includes a pathway
9 configuration that allows spacing requirements to be met without adversely
10 impacting the overall dimensions of the access cell. The method for enabling
11 automatic insertion of access cells is less costly because it is automated and is
12 more effective because the method may be used to ensure that the access cells
13 are located in a manner that enables use of the access cells for testing purposes.
14 Moreover, the method for inserting the test cells is compatible with existing
15 design processes that use a computerized layout tool such as a "place and
16 route" tool.

17 While various embodiments of the present invention have been
18 shown and described, it should be understood that other modifications,
19 substitutions and alternatives are apparent to one of ordinary skill in the art.
20 Such modifications, substitutions and alternatives can be made without
21 departing from the spirit and scope of the invention, which should be
22 determined from the appended claims.

23 For example, although the automated tool used to modify the
24 netlist may be implemented using any of a number of well known random
25 generation algorithms including a weighted averages technique. Further, the
26 automated tool, although described as having a keyboard, monitor and mouse,
27 may also include any number of peripherals configured in a variety of ways. In
28 addition, the steps for performing a method for enabling automatic insertion of
29 access cells and the steps performed by the automated tool are intended to be
30 illustrative only and, thus, may include any number of steps for performing the

1 methods in any manner in accordance with the present invention. In addition,
2 the order in which the steps are performed may be altered. For example, the
3 step 140 at which the library data is modified may be performed at any point in
4 the method provided that it is performed before the place and route tool creates
5 the layout at the step 150. Moreover, the method may be performed iteratively
6 until a desired layout configuration has been obtained. If performed iteratively
7 however, the step 140 at which the cell library description is modified is not
8 performed in subsequent iterations of the method but is instead only performed
9 once.

10 Various features of the invention are set forth in the appended
11 claims.